{'modeVL_ofL_eq': (205, 216), 'creationVL_ofL_eq': (220, 229), 'rat_smul_eq': (301, 303), 'isEminus_creationExpVL': (338, 358), 'isEplus_annihFam': (364, 404)}